

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD
DATE

8

0003549590

ENGINEERING RELEASED

2014-12-19

X304 MLB SCHEMATIC - DVT

Fri Dec 19 12:14:48 2014

Page

(.csa)

Contents

Sync

Date

1

1

Table of Contents

YHARTANTO_J44

12/21/2012

2

2

BOM Configuration

SHART_J44

11/27/2012

3

3

BOM Configuration

J14

09/04/2012

4

4

PD Parts

LDURNN_J44

01/13/2013

5

5

CPU GFX,NCTF,RSVD

J41

10/23/2012

6

6

CPU Misc,JTAG,CFG,RSVD

J41

10/23/2012

7

7

CPU LPDDR3 Interfaces

J41

10/23/2012

8

8

CPU & PCH Power

J41

10/23/2012

9

9

CPU & PCH Grounds

J41

10/23/2012

10

10

CPU Decoupling

J41

10/23/2012

11

12

PCH Decoupling

J41

10/23/2012

12

13

PCH Audio/JTAG/SATA/CLK

J41

12/17/2012

13

14

PCH PM/PCI/GFX

J41

02/21/2013

14

15

PCH PCIE,USB,LPC,SPI,SMBus

J41

10/23/2012

15

16

PCH GPIO/MISC/LPIO

J41

01/19/2013

16

18

CPU/PCH Merged XDP

WFERRY_J43

12/21/2012

17

19

Chipset Support

J41

01/30/2013

18

20

Project Chipset Support

J41

10/23/2012

19

22

LPDDR3 VREF Margining

YHARTANTO_J44

01/02/2013

20

23

LPDDR3 DRAM Channel A (00-31)

J41_MLB

02/06/2013

21

24

LPDDR3 DRAM Channel A (32-63)

J41_MLB

02/06/2013

22

25

LPDDR3 DRAM Channel B (00-31)

J41_MLB

02/06/2013

23

26

LPDDR3 DRAM Channel B (32-63)

J41_MLB

02/06/2013

24

27

LPDDR3 DRAM Termination

J41_MLB

02/06/2013

25

28

Thunderbolt Host (1 of 2)

T29_RR

01/19/2013

26

29

Thunderbolt Host (2 of 2)

T29_RR

12/17/2012

27

30

Thunderbolt Mobile Support

T29_RR

11/19/2012

28

32

Thunderbolt Connector A

T29_RR

10/26/2012

29

33

Thunderbolt Connector B

T29_RR

10/26/2012

30

34

DDC Crossbar

J14

10/23/2012

31

35

Wireless Support

J41

11/01/2012

32

37

SSD Connector

YHARTANTO_J44

12/18/2012

33

39

Camera (1 of 2)

J45

01/24/2013

34

40

Camera (2 of 2)

J41

12/21/2012

35

46

External A USB3 Connector

J41

10/23/2012

36

48

Keyboard & Trackpad (1 of 2)

JACK_J52

01/28/2014

37

49

Keyboard & Trackpad (2 of 2)

JACK_J52

01/31/2014

38

50

SMC

JACK_J52

11/07/2013

39

51

SMC Shared Support

JACK_J52

10/24/2013

40

52

SMC Project Support

JACK_J52

11/07/2013

41

53

SMBus Connections

GEOD_J52

12/06/2013

42

54

Power Sensors: High Side

JACK_J52

12/15/2013

Page

(.csa)

Contents

Sync

Date

43

55

Power Sensors: Load Side

JACK_J52

12/06/2013

44

56

Power Sensors: Extended

JACK_J52

10/26/2013

45

58

Thermal Sensors

YHARTANTO_J44

01/07/2013

46

60

Fan

J41

10/23/2012

47

61

SPI Debug Connector

YHARTANTO_J44

01/09/2013

48

62

Audio: Codec,Analog

JCURCIO_J44

05/13/2013

49

63

Audio: Codec,Digital

JCURCIO_J44

07/25/2013

50

64

Audio: Speaker Amps

DIRK_J44

01/09/2013

51

65

Audio: Jack Support

JCURCIO_J44

07/25/2013

52

66

Audio: Jack Translators

JCURCIO_J44

05/13/2013

53

70

DC-In & Battery Connectors

YHARTANTO_J44

01/09/2013

54

71

PBus Supply & Battery Charger

AHARTMAN_J52

11/06/2013

55

72

CPU VR12.6 VCC Regulator IC

J41

10/23/2012

56

73

CPU VR12.6 VCC Power Stage

J41

10/23/2012

57

74

LPDDR3 Supply

J41_MLB

05/21/2013

58

75

5V & 3.3V Power Supply

J14

10/23/2012

59

76

1.05V Power Supply

AHARTMAN_J52

10/29/2013

60

77

LCD & KBD Backlight Driver

SHART_J44

11/20/2012

61

78

Misc Power Supplies

AHARTMAN_J52

11/06/2013

62

79

X239 Power Supply

AHARTMAN_J52

11/06/2013

63

80

Power FETs

J41

10/23/2012

64

81

Power Control

AHARTMAN_J52

11/06/2013

65

83

eDP Display Connector

GEOD_J52

05/04/2014

66

95

RIO Connector

GEOD_J52

05/01/2014

67

97

Display Mux: HDMI vs DP

SRAMAN_J44

01/29/2013

68

100

Power Aliases

SHART_J44

01/14/2013

69

102

Signal Aliases

SHART_J44

11/19/2012

70

103

Memory Bit & Byte Swizzle

AHARTMAN_J52

10/29/2013

71

104

Functional & ICT Test

GEOD_J52

12/06/2013

72

110

PCB Rule Definitions

YHARTANTO_J44

12/14/2012

73

111

CPU Constraints

YHARTANTO_J44

01/13/2013

74

112

USB Constraints

YHARTANTO_J44

01/07/2013

75

113

PCH Constraints

YHARTANTO_J44

01/08/2013

76

114

Memory Constraints

YHARTANTO_J44

01/02/2013

77

115

TBT,DP,HDMI Constraints

GEOD_J52

12/06/2013

78

116

Camera Constraints

YHARTANTO_J44

01/09/2013

79

117

SMC Constraints

YHARTANTO_J44

01/02/2013

80

118

Project Specific Constraints

YHARTANTO_J44

01/04/2013

81

119

PCIE Constraints

YHARTANTO_J44

01/13/2013

82

120


Reference

J14

10/23/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-1573	1	SCHEM,MLB,X304	SCH	CRITICAL	
820-4924	1	PCBF,MLB,X304	PCB	CRITICAL	

DRAWING TITLE		SCHEM,MLB,X304	
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	1 OF 120
		SHEET	1 OF 82

8

7

6

5


4


3

2


1

	8	7	6	5	4	3	2	1
D	BOM Groups				Strategic Silicon			
	BOM GROUP		BOM OPTIONS					
	X304_COMMON		ALTERNATE,COMMON,X304_COMMON1,X304_COMMON2,X304_COMMON3,X304_COMMON4,X304_PROGPARTS					
	X304_COMMON1		TBTHV:P15V,SKIP_5V3V3:AUDIBLE,PANEL:NEW,SSD_CLKREQ:BI					
	X304_COMMON2		EDP,EDP_LS_CAP,CAMERA_3V3:S0,CAM_WAKE:NO,CAM_XTAL:NO,VCORE_FETS					
	X304_COMMON3		XDP,SAMCONN,BKLT:PROD,CPUTHRM:ALRT,LOADRC:NO,OTHERRC:NO,DDRRC:NO,TBTRC:NO,BMONRC:NO,TPADRC:NO					
	X304_PROGPARTS		SMC_PROG:PROTO0,BOOTROM_PROG,TBTROM_PROG					
	X304_DEVEL:ENG		ALTERNATE,ENGISNS,XDP_CONN,DBGLED					
	X304_DEVEL:DVT		ALTERNATE,ENGISNS,XDP_CONN,SOPGOOD_ISL					
	X304_DEVEL:PVT		ALTERNATE					
ENGISNS		LOADISNS,OTHERISNS,DDRISNS,TBTISNS,BMONISNS,TPADISNS						
Module Parts							DVT	
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION			
337S00107	1	CPU,BW,SR26K,PRQ,F0-B2,2.7,28W,1.05,1168	U0500	CRITICAL	CPU_BDW23:2.7G			
337S00108	1	CPU,BW,SR26H,PRQ,F0-B2,2.9,28W,1.1,1168	U0500	CRITICAL	CPU_BDW23:2.9G			
337S00109	1	CPU,BW,SR26E,PRQ,F0-B2,3.1,28W,1.1,1168	U0500	CRITICAL	CPU_BDW23:3.1G			
C	998-7866	1	INTERPOSER,BGA1168P, SINGLE SIDE	U0500	CRITICAL	CPU_SOCKET		
	338S1247	1	IC,TBT,FR-4C,A0,PRQ,CIO,SRLJC,FCBGA288	U2800	CRITICAL			
	338S1264	1	IC,BCM15700A2KFEB4G,S2 CMRA,8X8,208FCBGA	U3900	CRITICAL			
	376S1194	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY		
	376S1193	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY		
	376S00036	2	MOSFET,N-CH,30V,52A,5.9MO,3.3X3.3 DFN8	Q7310,Q7320	CRITICAL	VCORE_FET:ONSMI		
	376S00037	2	MOSFET,N-CH,30V,64A,3.5MO,3.3X3.3 DFN8	Q7311,Q7321	CRITICAL	VCORE_FET:ONSMI		
Programmables (All Builds)								
TBT								
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION			
341S00192	1	T29,EPROM,FALCON RIDGE (V27.1) EVT2,X304	U2890	CRITICAL	TBTROM_PROG			
SMC								
341S3982	1	IC,SMC-B1,EXT(V2.21A5) PROTO 0,X304	U5000	CRITICAL	SMC_PROG:PROTO0			
EFI ROM								
341S00235	1	EFI ROM,MLB (V0145) DVT,X304	U6100	CRITICAL	BOOTROM_PROG			
Variable BOM Groups								
BOM GROUP		BOM OPTIONS						
X304_COMMON4		SMCBOARDID:16						
Development/Base BOMs								
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION			
685-1314	1	X304 MLB COMMON BOM	BASE	CRITICAL	BASE_BOM			
985-1319	1	X304 MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM			
Sub-BOMs								
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION			
685-1318	1	VCORE FET,VSHY,X304	VCOREFETS	CRITICAL	VCORE_FETS			
Main DRAM SPD Straps								
BOM GROUP		BOM OPTIONS						
RAM_16G_HYNIX_1600		16G_HYNIX_1600,RAMCFG3:L,RAMCFG2:L,RAMCFG1:H,RAMCFG0:L						
RAM_16G_HYNIX_1866		16G_HYNIX_1866,RAMCFG3:L,RAMCFG2:H,RAMCFG1:H,RAMCFG0:L						
RAM_8G_HYNIX_1600		8G_HYNIX_1600,RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:H						
RAM_8G_HYNIX_1866		8G_HYNIX_1866,RAMCFG3:L,RAMCFG2:H,RAMCFG1:L,RAMCFG0:H						
RAM_4G_HYNIX_1600		4G_HYNIX_1600,RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:L						
RAM_4G_HYNIX_1866		4G_HYNIX_1866,RAMCFG3:L,RAMCFG2:H,RAMCFG1:L,RAMCFG0:L						
RAM_16G_ELPIDA_1600		16G_ELPIDA_1600,RAMCFG3:H,RAMCFG2:L,RAMCFG1:H,RAMCFG0:L						
RAM_16G_ELPIDA_1866		16G_ELPIDA_1866,RAMCFG3:H,RAMCFG2:H,RAMCFG1:H,RAMCFG0:L						
RAM_8G_ELPIDA_1600		8G_ELPIDA_1600,RAMCFG3:H,RAMCFG2:L,RAMCFG1:L,RAMCFG0:H						
RAM_8G_ELPIDA_1866		8G_ELPIDA_1866,RAMCFG3:H,RAMCFG2:H,RAMCFG1:L,RAMCFG0:H						
RAM_4G_ELPIDA_1600		4G_ELPIDA_1600,RAMCFG3:H,RAMCFG2:L,RAMCFG1:L,RAMCFG0:L						
RAM_4G_ELPIDA_1866		4G_ELPIDA_1866,RAMCFG3:H,RAMCFG2:H,RAMCFG1:L,RAMCFG0:L						
RAM_8G_SAMSUNG_1600		8G_SAMSUNG_1600,RAMCFG3:H,RAMCFG2:L,RAMCFG1:H,RAMCFG0:H						
RAM_8G_SAMSUNG_1866		8G_SAMSUNG_1866,RAMCFG3:H,RAMCFG2:H,RAMCFG1:H,RAMCFG0:H						
RAM_4G_SAMSUNG_1600		4G_SAMSUNG_1600,RAMCFG3:L,RAMCFG2:L,RAMCFG1:H,RAMCFG0:H						
RAM_4G_SAMSUNG_1866		4G_SAMSUNG_1866,RAMCFG3:L,RAMCFG2:H,RAMCFG1:H,RAMCFG0:H						



SYNC MASTER=LDUNN J44		SYNC DATE=01/13/2013	
PAGE TITLE			
PD Parts			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	4 OF 120
		SHEET	4 OF 82

BOM_COST_GROUP=PD PARTS



D

C

B



A

D


C

B

A



CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9>:NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8>:ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4>:eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1>:PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0>:RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK



SYNC MASTER=J41

SYNC DATE=10/23/2012

CPU Misc,JTAG,CFG,RSVD

Apple Inc.

051-1573

8.0.0

dvt1


6 OF 120

6 OF 82



NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM_COST_GROUP=CPU

6 OF 82



BDW-ULT current estimates from Broadwell Mobile ULT Processor EDS vol.1 Doc# 514405, Rev.: 0.9v1
Wildcat Point-LP current estimates from Wildcat Point-LP PCH EDS, Doc# 515621, Rev. 0.9
Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.




OMIT_TABLE
CRITICAL

U0500
ROADWELL-ULT
2C+GT2
BGA
SYM 12 OF 19
HSW ULT POWER


=PPVCC S0 CPU 8 10 44 68
32A Max


C36	
C40	
C44	
C48	
C52	
C56	
E23	
E25	
E27	
E29	
E31	
E33	
E35	
E37	
E39	
E41	
E43	
E45	
E47	
E49	
E51	
E53	
E55	
E57	
F24	
F28	
F32	
F36	
F40	
F44	
F48	
F52	
F56	
G23	
G25	
G27	
G29	
G31	
G33	
G35	
G37	
G39	
G41	
G43	
G45	
G47	
G49	
G51	
G53	
G55	
H27	
J23	
K23	
K57	
L22	
M23	
M57	
P57	
U57	
W57	

SYNC MASTER=J41	SYNC DATE=10/23/2012
PAGE TITLE	


CPU & PCH Power		DRAWING NUMBER	SIZE
 Apple Inc.		051-1573	A
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			dvt1
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			8 OF 120
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED			8 OF 82


BOM_COST_GROUP=CPU





CPU VCC Decoupling


SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU Decoupling			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
	BRANCH	dvt1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	10 OF 120
		SHEET	10 OF 82





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	1	CAP,CER,10UF,20%,6.3V,HRZTL,0402	C1262	CRITICAL	


Wildcat Point-LP current estimates from Wildcat Point-LP PCH EDS, Doc# 515621, Rev. 0.9 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

BOM_COST_GROUP=CPU

SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
PCH Decoupling			
	DRAWING NUMBER		SIZE
	051-1573		D
	REVISION		
	8.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		dvt1	
PAGE		12 OF 120	
SHEET		11 OF 82	








Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Pull-up on TBT page


Requires connection to SMC via 1K series R


R1616 should also be stuffed if platform does not use SD card

STUFFED R1632

SYNC MASTER=J41		SYNC DATE=01/19/2013	
PAGE TITLE			
PCH GPIO/MISC/LPIO		DRAWING NUMBER	SIZE
 Apple Inc.		051-1573	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		8.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	15 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM COST GROUP=CPU





System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

=PPVBAT G3H SYSCLK
Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot (no RC)
=PP3V3 S5 SYSCLK
Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5

PCH Reset Button

Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).

PCH ME Disable Strap


VCCST (1.05V S0) PWRGD


PCH PWROK Generation

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0480	1	XTAL, 25MHZ, 20PPM, 12PF, 3.2X2.5X.6MM, 85C	Y1905		

SYNC MASTER=J41		SYNC DATE=01/30/2013	
PAGE TITLE			
Chipset Support			
	Apple Inc.		DRAWING NUMBER
			051-1573
			SIZE
			D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt1	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		19 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		17 OF 82	

BOM_COST_GROUP=CPU_SUPPORT



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
Project Chipset Support			
	Apple Inc.	DRAWING NUMBER	051-1573
		SHEET	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	20 OF 120
		SHEET	18 OF 82

D

C

B

A

D


C

B

A


CPU-Based Margining

NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step
LPDDR3 (1.2V) ???mV per step




	MEM A VREF DQ		MEM B VREF DQ		MEM A VREF CA	MEM B VREF CA	MEM VREG	
DAC Channel:	A		B		C	C	D	
PCA9557D Pin:	1		2		3	4	5	
	LPDDR3 (1.2V)				DDR3L (1.35V)			
Nominal value	0.600V (DAC: 0x2E.5)				0.675V (DAC: 0x34)		1.200V (DAC: 0x5D)	
Margined target:	0.300V - 0.900V (+/- 300mV)				0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)	
DAC range:	0.000V - 1.199V (0x00 - 0x5D)				0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)	
VRef current:	+73uA - -73uA (- = sourced)				+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)	
DAC step size:	6.36mV / step @ output				6.36mV / step @ output		4.28mV / step @ output	

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider


SYNC MASTER=YHARTANTO J44		SYNC DATE=01/02/2013	
PAGE TITLE			
LPDDR3 VREF Margining			
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	22 OF 120
		SHEET	19 OF 82


BOM_COST_GROUP=CPU_SUPPORT

LPDDR3 CHANNEL A (0-31)




LPDDR3 CHANNEL A (32-63)






SYNC_MASTER=J41 MLB		SYNC_DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A		(32-63)	
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
	BRANCH	dvt1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	24 OF 120
		SHEET	21 OF 82


LPDDR3 CHANNEL B (0-31)





LPDDR3 CHANNEL B (32-63)








SYNC MASTER=T29 RR		SYNC DATE=01/19/2013	
PAGE TITLE			
Thunderbolt Host (1 of 2)			
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	28 OF 120
		SHEET	25 OF 82





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	8	CAP,CER,10UF,20%,6.3V,HRZTL,0402		CRITICAL	


C2920,C2921,C2922,C2923,C2950,C2951,C2952,C2953


EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=T29 RR		SYNC DATE=12/17/2012	
PAGE TITLE			
Thunderbolt Host		(2 of 2)	
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 120
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=TBT




SYNC MASTER#T29 RR	SYNC DATE=11/19/2015
PAGE 01155	
Thunderbolt Mobile Support	
 Apple Inc.	DRAWING NUMBER
	051-1573
	SIZE
	D
	REVISION
	8.0.0
NOTICE OF PROPRIETARY PROPERTY:	
BRANCH	
dvt1	
PAGE	
30 OF 120	
SHEET	
27 OF 82	



SYNC MASTER=J41

SYNC DATE=11/01/2012

Wireless Support

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1


PAGE


35 OF 120


SHEET

31 OF 82

BOM_COST_GROUP=WIRELESS




SYNCH MASTER=VHARTANTO J44		SYNCH DATE=12/18/2012	
PAGE TITLE			
SSD Connector			
	Apple Inc.		DRAWING NUMBER 051-1573
			SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION 8.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH dvt1l	
		PAGE 37 OF 120	
		SHEET 32 OF 82	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	2	CAP,CER,10UF,20%,6.3V,HRZTL,0402	C3931,C3933	CRITICAL	


PAGE TITLE		SYNC DATE=01/24/2013	
Camera (1 of 2)		DRAWING NUMBER	051-1573
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 82
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	2	CAP,CER,10UF,20%,6.3V,HRZTL,0402	C4002,C4003	CRITICAL	

Camera (2 of 2)		DRAWING NUMBER	051-1573	SIZE	D
Apple Inc.		REVISION	8.0.0	BRANCH	dvt1
NOTICE OF PROPRIETARY PROPERTY:		PAGE	40 OF 120	SHEET	34 OF 82
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
I NOT TO REPRODUCE OR COPY IT					
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
I ALL RIGHTS RESERVED					

BOM_COST_GROUP=CAMERA








NOTE:
SMS INTERRUPT IS NOT USED, PULL UP TO SMC RAIL.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=JACK J52		SYNC DATE=11/07/2013	
PAGE TITLE			
SMC		DRAWING NUMBER	
Apple Inc.		051-1573	
REVISION		SIZE	
8.0.0		D	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		50 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		38 OF 82	


BOM_COST_GROUP=SMC

SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"



SMC Crystal Circuit



SMC USB Clock require these crystal
values:5,6,8,10,12,16,18,20,24,25 Mhz





CHGR ACOK SMC BC ACOK
MAKE_BASE=TRUE


SMC PME S4 DARK L TBT WAKE L
MAKE_BASE=TRUE

PM CLK32K SUSCLK R SMC CLK32K
PLACE_NEAR=05100.ARG15.1mm



SMC12 PECI Support



SYNC MASTER=JACK J52		SYNC DATE=10/24/2013	
PAGE TITLE			
SMC Shared Support			
 Apple Inc.		DRAWING NUMBER	051-1573
		SHEET	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	8.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	51 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	39 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=SMC

SMC12 ADC Assignments

Thermal Alerts

Hall Effect Pads

D

D

C

C

B

B


A

A




38	OUT	SMC_ADC0	=	SMC_CPU_HI_ISENSE	42
38	OUT	SMC_ADC1	=	SMC_PBUS_VSENSE	42
38	OUT	SMC_ADC2	=	SMC_BMON_ISENSE	42
38	OUT	SMC_ADC3	=	SMC_DCIN_ISENSE	42
38	OUT	SMC_ADC4	=	SMC_DCIN_VSENSE	42
38	OUT	SMC_ADC5	=	SMC_BMON_DISCRETE_ISENSE	42
38	OUT	SMC_ADC6	=	SMC_CPU_ISENSE	43
38	OUT	SMC_ADC7	=	SMC_OTHER5V_HI_ISENSE	42
38	OUT	SMC_ADC8	=	SMC_OTHER3V3_HI_ISENSE	42
38	OUT	SMC_ADC9	=	SMC_DDR_ISENSE	43
38	OUT	SMC_ADC10	=	SMC_LCDBKLT_ISENSE	42
38	OUT	SMC_ADC11	=	SMC_TPAD_ISENSE	42
38	OUT	SMC_ADC12	=	SMC_DDR1V8_ISENSE	43
38	OUT	SMC_ADC13	=	SMC_SSD_ISENSE	43
38	OUT	SMC_ADC14	=	SMC_PP3V3S0_ISENSE	43
38	OUT	SMC_ADC15	=	SMC_CAMERA_ISENSE	44
38	OUT	SMC_ADC16	=	SMC_TPAD_VSENSE	42
38	OUT	SMC_ADC17	=	SMC_PP5VS0_ISENSE	42
38	OUT	SMC_ADC18	=	SMC_CPUDDR_ISENSE	43
38	OUT	SMC_ADC19	=	SMC_PCH_ISENSE	43
38	OUT	SMC_ADC20	=	SMC_CPU_VSENSE	44
38	OUT	SMC_ADC21	=	SMC_LCDPANEL_ISENSE	44
38	OUT	SMC_ADC22	=	SMC_CPU_IMON_ISENSE	44
38	OUT	SMC_ADC23	=	SMC_TBT_ISENSE	44

SMC12 Pin Assignments




38	SMBUS_SMC_4_ASF_SCL	=	NC_SMBUS_SMC_4_ASF_SCL	
38	SMBUS_SMC_4_ASF_SDA	=	NC_SMBUS_SMC_4_ASF_SDA	
38	BDV_BKL_PWM	=	NC_SMC_TPAD_BOOST_DISABLE_L	
38	SMC_SYS_LED	=	NC_SMC_SYS_LED	
38	SMC_GFX_THROTTLE_L	=	NC_SMC_GFX_THROTTLE_L	
38	SMC_GFX_OVERTEMP	=	NC_SMC_GFX_OVERTEMP	
38	SMC_FAN_1_CTL	=	NC_SMC_FAN_1_CTL	
38	SMC_FAN_1_TACH	=	NC_SMC_FAN_1_TACH	
38	SMC_5VSW_PWR_EN	=	NC_SMC_5VSW_PWR_EN	
38	SMC_FAN_5_CTL	=	NC_SMC_FAN_5_CTL	
38	SMC_BIL_BUTTON_L	=	NC_SMC_BIL_BUTTON_L	
38	MEM_EVENT_L	=	NC_MEM_EVENT_L	
38	SMC_PWRFAIL_WARN_L	=	NC_SMC_PWRFAIL_WARN_L	



Top Block Swap



S4 SMC Wake Sources



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-01216	1	SUBASSY,PCBA,HALL EFFECT,X304	J5250	CRITICAL	
639-00525 (PCBA,HALL EFFECT,X304) REPORTS TO 677-01216					



Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:PU
CPUTHRM:ALRT	CPUTHRM_THRM:PU,CPUTHRM_ALRT:SMC
CPUTHRM:NONE	CPUTHRM_THRM:PU,CPUTHRM_ALRT:PU

Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
TBTTHRM:BOTH	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:SMC
TBTTHRM:THRM	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:PU
TBTTHRM:ALRT	TBTTHRM_THRM:PU,TBTTHRM_ALRT:SMC
TBTTHRM:NONE	TBTTHRM_THRM:PU,TBTTHRM_ALRT:PU

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.



SMC Project Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1573

REVISION
8.0.0


BRANCH
dvt1

PAGE
52 OF 120

SHEET
40 OF 82


SIZE
D

BOM_COST_GROUP=SMC




CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 10.5 A
Rsense: 0.003 (R5400)
Vsense: 31.5 mV, Range: 11 A
SMC ADC: 00




OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 6 A
Rsense: 0.005 (R5410) or Rsense SHORT
Vsense: 30 mV, Range: 6.6 A
SMC ADC: 07




OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 5 A
Rsense: 0.003 (R5440) or Rsense SHORT
Vsense: 15 mV, Range: 5.5 A
SMC ADC: 08




LCD Backlight Current Sense (IBLC)

Gain: 100x, EDP: 0.9 A
Rsense: 0.025 (R7700)
Vsense: 22.5 mV, Range: 1.32 A
SMC AD: 10




Trackpad Actuator X239 Current Sense (ITPC)

Gain: 4.99x, EDP: 2.61 A (Transient)
Rsense: 0.02 (R5460)
Vsense: 261 mV, Range: 5 A
SMC ADC: 11




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
Vnominal: 12.6 V, Range: 19.7 V
SMC ADC: 01




DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x
Vnominal: 16.5 V, Range: 22.29 V
SMC ADC: 04




Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A
Rsense: 0.005 (R7150) or Rsense SHORT
SMC ADC: 02




DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
Rsense: 0.020 (R7120) or Rsense SHORT
SMC ADC: 03




Trackpad Actuator X239 Voltage Sense (VTPC)


Gain: 0.10771
Vnominal: 28 V, Range: 30.64 V
SMC ADC: 16



Final Filter RC TBD



PAGE TITLE		PAGE NUMBER	
Power Sensors: High Side		051-1573	
Apple Inc.		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		dvt1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		54 OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		42 OF 82	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5569,C5519,C5599		LOADRC:NO
117S0008	3	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5529,C5539,C5549		LOADRC:NO
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5579		DDRRC:NO

SYNC MASTER=JACK J52

SYNC DATE=12/06/2013

Power Sensors: Load Side

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1

PAGE

55 OF 120

SHEET


43 OF 82

BOM_COST_GROUP=SENSORS

D

D


Thunderbolt TBT Current/Voltage Sense (IHSC/VHSC)



C

C


LCD Panel Current Sense (ILDC)



B

B

Camera (S2 Controller) Current Sense (ICMC)




A


A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5619,C5629		LOADRC:NO
117S0008	1	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5679		BMONRC:NO
117S0008	1	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5649		TBTRC:NO

CPU High Side (IC0R) Peak Detection Support




Battery BMON Discrete Current Sense (IP0R) & Threshold Alert




CHGR_CS0_R_P/N are swapped on purpose to measure Battery discharge power into system.

Trip Target on Battery current: 3.5 A
Hysteresis Circuit:
Vref = 0.854 V
Vth = 0.758 V -> 3.031 A on Battery current
Vtl = 0.887 V -> 3.549 A on Battery current
Hysteresis Margin = 0.518 A

CPU Core Voltage Sense (VC0C)



CPU Core IMON Current Sense (IC2C)



SYNC MASTER=JACK .J52

SYNC DATE=10/26/2013

Power Sensors: Extended

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1573


REVISION
8.0.0

BRANCH
dvt1

PAGE
56 OF 120

SHEET
44 OF 82


I2C Write: 0xD8, I2C Read: 0xD9



Thermal Diode: MLB Proximity (TMLB)

```
' Placement Note:
' Place U5850 on the TOP side, on the left portion
' of the board, 1" to the right of USB connector.
```

I2C Write: 0x98, I2C Read: 0x99



```

' Placement Note:
' Place U5870 at corner near Fan,
' on the TOP side.

```


Thermal Diode: Memory Proximity (TM0P)

```
' Placement Note:  
' Place Q5872 between two rows of Memory devices,  
' between channel A and B, on the BOTTOM side.'
```

Thermal Diode: CPU Proximity (TC0P)


```
' Placement Note:
' Place Q5873 under the CPU,
' on the BOTTOM side.
```

Placement Note: Place C5800 and C5801 near Q5871.




FAN CONNECTOR

KEEP THE 5 PIN CONNECTOR FROM D1




Placement Note: Place C6002 and C6003 near Q6060



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
Fan			
	DRAWING NUMBER		SHEET
	051-1573		D
Apple Inc.	REVISION		
	8.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
dvt1			
PAGE			
60 OF 120			
SHEET			
46 OF 82			

BOM_COST_GROUP=FAN




SPI ROM

Quad-I/O Mode (Mode 0 & 3) supported.
SPI Frequency: 50MHz for CPU, 20MHz for SMC.

SPI+SWD SAM Connector

SPI Bus Series Termination


PAGE TITLE		PAGE NUMBER	
SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
SPEAKER		SPEAKER	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE		THE INFORMATION CONTAINED HEREIN IS THE	
PROPRIETARY PROPERTY OF APPLE INC.		PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:		THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	




4.5V POWER SUPPLY FOR CODEC

APPLE P/N 353S2456


PLACE XW6201 NEAR 5V SOURCE



PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5

SYNC MASTER=ICURCIO J44		SYNC DATE=05/13/2013	
PAGE TITLE			
Audio: Codec, Analog		DRAWING NUMBER	SHEET
 Apple Inc.		051-1573	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		8.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	62 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	48 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





BOM_COST_GROUP=AUDIO




8 7 6 5 4 3 2 1

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ



Placement Note: Place C6447 and C6452 near U6420




Placement Note: Place C6448 and C6449 near U6430



Placement Note: Place C6450 near U6410




Placement Note: Place C6451 near U6440




BOM_COST_GROUP=AUDIO

8 7 6 5 4 3 2 1

SYNC MASTER=DIRK J44		SYNC DATE=01/09/2013	
PAGE TITLE			
Audio: Speaker Amps		DRAWING NUMBER	
Apple Inc.		051-1573	
REVISION		8.0.0	
BRANCH		dvt1	
PAGE		64 OF 120	
SHEET		50 OF 82	





CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2 INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3 INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4 OUTPUT	HIGH = DFETs OPEN

2-MIC CONNECTOR

APN: 518S0818

SPEAKER CONNECTOR

HP=80HZ
APN: 518S0672

CRITICAL
J6602
78171-6006
M-RT-SM

CRITICAL
J6603
78171-6006
M-RT-SM

APN: 514-0875

J6600

AUDIO-SPDIF-J44

F-RT-TH

5 MIC

6 AUDIO GND

2 2RTN

1 DET2

8 DET1

7 1RTN

3 R.AUDIO

4 AUDIO GND

AUDIO

9 VIN

10 VDD

11 GND

OPERATING VOLTAGE 3.3


POF

12 SHELL


13 PINS


14

15

SYNC MASTER=ICURCIO J44		SYNC DATE=05/13/2013	
PAGE TITLE			
Audio: Jack Translators			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	66 OF 120
		SHEET	52 OF 82


BOM_COST_GROUP=AUDIO



SYMC MASTER-YHARTANTO.244		SYMC DATE=01/09/2011	
PAGE TITLE			
DC-In & Battery Connectors			
	Apple Inc.	DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	70 OF 120
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	53 OF 82
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Reverse-Current Protection


Inrush Limiter



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0387	1	RES,MTL FILM,1W,2000HM,0.5%,0612,LF,BLK	R7120	CRITICAL	

PAGE TITLE		PAGE NUMBER	
PBus Supply & Battery Charger		051-1573	
Apple Inc.		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt1	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II. NOT TO REPRODUCE OR COPY IT		71 OF 120	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV. ALL RIGHTS RESERVED		54 OF 82	

BOM_COST_GROUP=POWER



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00036	1	IC, ISL95826AS2378, PWM, PG, VR12.5/6, QFN-32	U7200	CRITICAL	

SYNC MASTER=J41

SYNC DATE=10/23/2012

CPU VR12.6 VCC Regulator IC

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1573


REVISION
8.0.0


BRANCH
dvt1

PAGE
72 OF 120


SHEET
55 OF 82


BOM_COST_GROUP=POWER




SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU VR12.6 VCC Power Stage			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE
	REVISION	8.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	73 OF 120
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


1.2V S3 Regulator



SYNC MASTER=J41 MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
LPDDR3 Supply			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE
	REVISION	8.0.0	
	BRANCH	dvt1	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	74 OF 120
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	57 OF 82
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=POWER



SYNC MASTER=J14		SYNC DATE=10/23/2012	
PAGE TITLE			
5V & 3.3V Power Supply		DRAWING NUMBER	SIZE
 Apple Inc.	051-1573		D
	REVISION		
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	75 OF 120
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	58 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=POWER

D

B

Page Notes

Power aliases required by this page:


- =PPVIN_S0SW_LCDBKLT_FET (9-12.6V LCD BACKLIGHT INPUT)
- =PP5V_S0_BKLT (5V BACKLIGHT DRIVER INPUT)
- =PP5V_S0SW_KBDLED (5V KEYBOARD BACKLIGHT INPUT)

BOM options provided by this page:

BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds


BKLT:PROD - Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0386	RES,MTL	FILM,1W,25MOHM,1%,4TERM,0612,BLK	R7700	CRITICAL	



PLATFORM_RESET NO LONGER GATES THE BKLT_EN AS BOTH COME FROM PCH NOW

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	R7720,R7721	CRITICAL	BKLT:PROD



PBUS LINE WIDTHS

LCD BKLT LINE WIDTHS

KBD BKLT LINE WIDTHS

PP5V_S0_BKLT_A 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V

PP5V_S0_BKLT_D 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V


PPVIN_S0SW_LCDBKLT_F 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V
PPVIN_S0SW_LCDBKLT_R 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V
PPVIN_S0SW_LCDBKLT_FET 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V
PPVIN_S0SW_LCDBKLT 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V


LCDBKLT_FET_DRV_R 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V
LDBKLT_FET_DRV 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V
LDBKLT_FET_DRV 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V

LCDBKLT_SW 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V
PPVIN_SW_LCDBKLT_SW 60
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V
PPVOUT_S0_LCDBKLT 60 65 71
MIN LINE WIDTH=2 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V
PPVOUT_BKLT_FB 60
MIN LINE WIDTH=0.4 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=5V


PP5V_S0_KBDBKLT_SW 60
MIN LINE WIDTH=0.5 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=40V
PPVOUT_S0_KBDBKLT 37 60 71
MIN LINE WIDTH=0.5 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=40V
PPVOUT_BKLT_FB2 60
MIN LINE WIDTH=0.5 MM
MIN NECK WIDTH=0.25 MM
VOLTAGE=40V

BOM_COST_GROUP=DISPLAY


SYNC MASTER=SHART J44		SYNC DATE=11/20/2012	
PAGE TITLE			
LCD & KBD Backlight Driver			
 Apple Inc.		DRAWING NUMBER	051-1573
		SHEET	D
		REVISION	8.0.0
		BRANCH	dvt1
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	77 OF 120
		SHEET	60 OF 82




Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.


SYNC MASTER=AHARTMAN J52		SYNC DATE=11/06/2013	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	SHEET
 Apple Inc.		051-1573	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		8.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		dvt1	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		78 OF 120	
IV ALL RIGHTS RESERVED		SHEET	
		61 OF 82	


BOM_COST_GROUP=POWER



SYNC MASTER=AHARTMAN J52		SYNC DATE=11/06/2013	
PAGE TITLE			
X239 Power Supply			
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	79 OF 120
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=TRACKPAD





Mobile System Power State Table						
State	SMC_DISABLE_EN	SMC_P4_DISABLE_EN	SMC_P4_DISABLE_EN	PM_P2P_EN	PM_P2P_EN_L	PM_P2P_EN_L
Run (R)	1	1	1	1	1	1
Standby (S)	1	1	1	1	1	0
Deep Standby (D)	0	1	1	1	1	0
Deep Standby (S)	1	1	1	0	0	0
Deep Standby (R)	0	1	1	0	0	0
Deep Standby (S)	1	1	0	0	0	0
Deep Standby (R)	0	1	0	0	0	0
Battery off (B)	0	0	0	0	0	0
Battery off (S)	1	0	0	0	0	0
Battery off (R)	1	0	0	0	0	0

SYNC MASTER=AHARTMAN_J52

SYNC DATE=11/06/2013

Power Control

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1573

SIZE

D

REVISION

8.0.0

BRANCH

dvt1

PAGE

81 OF 120

SHEET

64 OF 82

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



3.3V TCON Switch



Part	TPS22904
Type	Load Switch
R(on) @ 2.5V	75 mOhm Typ 95 mOhm Max
Current	0.5A Max



Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5A


```

68 =PP3V3 S0 LCD
NOSTUFF
NO_XNET_CONNECTION=TRUE
R8303
1M
5%
1/20W
80F
201
77 71 65 DP INT AUX N
77 71 65 DP INT AUX P
NOSTUFF
NO_XNET_CONNECTION=TRUE
R8302
1M
5%
1/20W
80F
201

```


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0007	1	RES,MF,1/20W,10K OHM,5,0201,SMD	R8342	CRITICAL	PANEL:OLD
117S0201	1	RES,MF,1A MAX,0.0 OHM,5%,0201,BLACK	R8342	CRITICAL	PANEL:NEW




PAGE TITLE		DRAWING NUMBER		SIZE	
eDP Display Connector		051-1573		D	
 Apple Inc.		REVISION			
		8.0.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		dvt1			
		PAGE			
		83 OF 120			
		SHEET			
		65 OF 83			

SHEET
65 OF 82

SHEET
65 OF 82



NOTE: This connector is shielded 70P Hirose Plug APN 516S1059, mates with APN 516S1058.

SYNC MASTER=GK00 J52		SYNC DATE=05/01/2014	
PAGE TITLE			
RIO Connector			
	Apple Inc.	DRAWING NUMBER	051-1573
		SHEET	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	8.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt1
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	95 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	66 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=IO PORTS

DISPLAY MUX: DP OR HDMI

D

C

B


A

D

C

B

A



Display Mux: HDMI vs DP

Apple Inc.

051-1573


8.0.0

dvt1

97 OF 120

67 OF 82

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B


A

D

C

B

[illegible]



8	7	6	5	4	3	2	1
X304 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, P65BGA, BGA_MEM		MM	16.5
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP,BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.120 MM	0.120 MM		0.125 MM	0.125 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.120 MM	0.120 MM		0.125 MM	0.125 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.155 MM	0.155 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
73_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.110 MM	0.110 MM		0.120 MM	0.120 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.110 MM		0.120 MM	0.120 MM
73_OHM_DIFF	TOP,BOTTOM	Y	0.141 MM	0.141 MM		0.120 MM	0.120 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?


Stackup-Defined Spacing Rules


Note: Outer dielectric is 0.058 mm nominal,
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL2, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=YHARTANTO J44			SYNC DATE=12/14/2012		
PAGE TITLE			PCB Rule Definitions		
 Apple Inc.		DRAWING NUMBER	051-1573	SIZE	D
		REVISION	8.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1		
		PAGE	110 OF 120		
		SHEET	72 OF 82		



USB 2 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIA5	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIA5	*	=6X_DIELECTRIC	?	USB_RBIA5	TOP,BOTTOM	=10X_DIELECTRIC	?

USB 3 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	*	*	USB3_2OTHER
USB3_*	=SAME	*	USB3_2SAME
USB3_TX	*_RX	*	USB3_TXRX
USB3_RX	*_TX	*	USB3_TXRX

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5x_DIELECTRIC	?

SATA Interface Constraints (Not Used)

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	*	*	SATA_2OTHER
SATA_*	=SAME	*	SATA_2SAME
SATA_TX	*_RX	*	SATA_TXRX
SATA_RX	*_TX	*	SATA_TXRX

USB Constraints

ELECTRICAL CONST SET		NET TYPE		
		PHYSICAL	SPACING	
USB_BT	USB_85D	USB	USB_BT_P	14 31
USB_BT	USB_85D	USB	USB_BT_N	14 31
USB_BT	USB_85D	USB	USB_BT_CONN_P	31 66
USB_BT	USB_85D	USB	USB_BT_CONN_N	31 66
USB_EXTN	USB_85D	USB	USB_EXTN_P	14 35
USB_EXTN	USB_85D	USB	USB_EXTN_N	14 35
DEFAULT	DEFAULT	DEFAULT	SMC_DEBUGPRT_RX_L	35 38
DEFAULT	DEFAULT	DEFAULT	SMC_DEBUGPRT_TX_L	35 38
USB_EXTN	USB_85D	USB	USB2_EXTN_MUXED_P	35
USB_EXTN	USB_85D	USB	USB2_EXTN_MUXED_N	35
USB_EXTN	USB_85D	USB	USB2_EXTN_MUXED_F_P	35
USB_EXTN	USB_85D	USB	USB2_EXTN_MUXED_F_N	35
USB_EXTN	USB_85D	USB	USB_LTI_P	71
USB_EXTN	USB_85D	USB	USB_LTI_N	71
USB_EXTB	USB_85D	USB	USB_EXTB_P	14 66
USB_EXTB	USB_85D	USB	USB_EXTB_N	14 66
USB_TPND	USB_85D	USB	USB_TPND_P	14 36 71
USB_TPND	USB_85D	USB	USB_TPND_N	14 36 71
USB3_EXTN_D2R	USB_85D	USB3_RX	USB3_EXTN_D2R_P	14 35 71
USB3_EXTN_D2R	USB_85D	USB3_RX	USB3_EXTN_D2R_N	14 35 71
USB3_EXTN_R2D	USB_85D	USB3_TX	USB3_EXTN_R2D_P	35
USB3_EXTN_R2D	USB_85D	USB3_TX	USB3_EXTN_R2D_N	35 71
USB3_EXTN_R2D	USB_85D	USB3_TX	USB3_EXTN_R2D_C_P	14 35 71
USB3_EXTN_R2D	USB_85D	USB3_TX	USB3_EXTN_R2D_C_N	14 35 71
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_P	14 66 71
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_N	14 66 71
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_P	14 66 71
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_N	14 66 71
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_P	14 66 71
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_N	14 66 71
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_P	14 66
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_N	14 66
USB_NC	USB_85D	USB	NC_USB_IRP	69
USB_NC	USB_85D	USB	NC_USB_IRN	69
USB_NC	USB_85D	USB	NC_USB_5P	69
USB_NC	USB_85D	USB	NC_USB_5N	69
USB_NC	USB_85D	USB	NC_USB_SDP	69
USB_NC	USB_85D	USB	NC_USB_SDN	69
USB_NC	USB_85D	USB	NC_USB_CAMERAP	69
USB_NC	USB_85D	USB	NC_USB_CAMERAN	69
PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS	14
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_P	
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_N	
SATA_85D	SATA_TX	SATA_TX	DUMMY_SATA_R2D_P	
SATA_85D	SATA_TX	SATA_TX	DUMMY_SATA_R2D_N	
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	17
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	33 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	33 34
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 25
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	25

Notes:
This is here to keep the SATA rules.

SYNC MASTER=YHARTANTO J44

SYNC DATE=01/07/2013

USB Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1573

REVISION
8.0.0

BRANCH
dvt1

PAGE
112 OF 120

SHEET
74 OF 82

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	0.066 MM	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTL	*	=3x_DIELECTRIC	?
MEM_CTL2CTL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?
MEM_CMD2CMD_BM	*	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	*	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	*	=3x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTL2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_CMD2CMD_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTL	*	MEM_CMD2CTL
MEM_CTL	MEM_CTL	*	MEM_CTL2CTL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_CMD	MEM_CMD	BGA_MEM	MEM_CMD2CMD_BM
MEM_CMD	MEM_CTL	BGA_MEM	MEM_CMD2CTL_BM
MEM_CTL	MEM_CTL	BGA_MEM	MEM_CTL2CTL_BM

Broadwell ULT Memory Down LPDDR3 1x4 Length Matching

LPDDR3 Signal Group	Unit	Min Length	Max Length
CTL/CKEmax - CTL/CKEmin	mils	0	50
CTL/CKE to CLK	mils	CLK - 100	0
(CMDmax - CMDmin)	mils	0	50
CMD to CLK	mils	CLK - 250	CLK + 250
DQmax - DQmin per byte	mils	0	125
DQmax to DQs per byte	mils	DQS - 200	DQS + 50
DQS to DQS#	mils	-2.5	2.5
DQS to CLK (Rule 1)	mils	CLK - 750	CLK + 1250
CLK to CLK#	mils	-2.5	2.5

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT


Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	BGA_MEM	MEM_73D
MEM_40S	BGA_MEM	MEM_50S

Memory Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>	7 21 24
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A CS L<1..0>	7 20 21 24
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A ODT<0>	20 21 24 70
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAA<9..0>	20 24 70
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>	21 24 70
MEM_A_DQBYTE0	MEM_40S	MEM_A_DQBYTE_0	MEM A DQ<7..0>	7 70 71
MEM_A_DQBYTE1	MEM_40S	MEM_A_DQBYTE_1	MEM A DQ<15..8>	7 70 71
MEM_A_DQBYTE2	MEM_40S	MEM_A_DQBYTE_2	MEM A DQ<23..16>	7 70 71
MEM_A_DQBYTE3	MEM_40S	MEM_A_DQBYTE_3	MEM A DQ<31..24>	7 70 71
MEM_A_DQBYTE4	MEM_40S	MEM_A_DQBYTE_4	MEM A DQ<39..32>	7 70 71
MEM_A_DQBYTE5	MEM_40S	MEM_A_DQBYTE_5	MEM A DQ<47..40>	7 70 71
MEM_A_DQBYTE6	MEM_40S	MEM_A_DQBYTE_6	MEM A DQ<55..48>	7 70 71
MEM_A_DQBYTE7	MEM_40S	MEM_A_DQBYTE_7	MEM A DQ<63..56>	7 70 71
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>	7 70
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>	7 70
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>	7 70
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>	7 70
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>	7 70
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>	7 70
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>	7 70
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>	7 70
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>	7 70
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>	7 70
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>	7 70
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>	7 70
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>	7 70
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>	7 70
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>	7 70
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>	7 70
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>	7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>	7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>	7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>	7 23 24
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B CS L<1..0>	7 22 23 24
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B ODT<0>	22 23 24 70
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>	7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>	7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAA<9..0>	22 24 70
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>	23 24 70
MEM_B_DQBYTE0	MEM_40S	MEM_B_DQBYTE_0	MEM B DQ<7..0>	7 70 71
MEM_B_DQBYTE1	MEM_40S	MEM_B_DQBYTE_1	MEM B DQ<15..8>	7 70 71
MEM_B_DQBYTE2	MEM_40S	MEM_B_DQBYTE_2	MEM B DQ<23..16>	7 70 71
MEM_B_DQBYTE3	MEM_40S	MEM_B_DQBYTE_3	MEM B DQ<31..24>	7 70 71
MEM_B_DQBYTE4	MEM_40S	MEM_B_DQBYTE_4	MEM B DQ<39..32>	7 70 71
MEM_B_DQBYTE5	MEM_40S	MEM_B_DQBYTE_5	MEM B DQ<47..40>	7 70 71
MEM_B_DQBYTE6	MEM_40S	MEM_B_DQBYTE_6	MEM B DQ<55..48>	7 70 71
MEM_B_DQBYTE7	MEM_40S	MEM_B_DQBYTE_7	MEM B DQ<63..56>	7 70 71
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>	7 70
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>	7 70
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>	7 70
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>	7 70
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>	7 70
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>	7 70
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>	7 70
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>	7 70
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>	7 70
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>	7 70
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>	7 70
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>	7 70
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>	7 70
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>	7 70
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>	7 70
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>	7 70
		MEM_PWR	PP1V2 S3	68
		MEM_PWR	PP1V2 S3 CPUDDR	68
		MEM_PWR	PP0V6 S0 DDRVTT	68 71
		MEM_PWR	PPVTTDDR S3	68 71
		MEM_12MIL	CPU DIMMA VREFDQ	7 19
		MEM_12MIL	CPU DIMMB VREFDQ	7 19
		MEM_12MIL	CPU DIMM VREFCA	7 19
		MEM_12MIL	PP0V6 S3 MEM VREFDQ A	20 21 68
		MEM_12MIL	PP0V6 S3 MEM VREFDQ B	22 23 68
		MEM_12MIL	PP0V6 S3 MEM VREFCA A	20 21 68
		MEM_12MIL	PP0V6 S3 MEM VREFCA B	22 23 68

SYNC MASTER=VHARTANTO J44		SYNC DATE=01/02/2013	
PAGE TITLE			
Memory Constraints			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	114 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	76 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

AAAAAAA

A

A

A

D

C

B

A

A

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

































Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing











NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL CONST SET		NET TYPE		
		PHYSICAL	SPACING	
	S2 MEM_CLK	S2 MEM_85D	S2 MEM_CLK	MEM CAM CLK P 33 34
	S2 MEM_CLK	S2 MEM_85D	S2 MEM_CLK	MEM CAM CLK N 33 34
	S2 MEM_CKE	S2 MEM_45S	S2 MEM_CTRL	MEM CAM CKE 33 34
	S2 MEM_CS	S2 MEM_45S	S2 MEM_CTRL	MEM CAM CS L 33 34
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CTRL	MEM CAM ODT 34
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CTRL	MEM CAM CAS L 33 34
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CTRL	MEM CAM RAS L 33 34
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM CAM WE L 33 34
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM CAM BA<0> 33 34
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM CAM BA<1> 33 34
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM CAM BA<2> 33 34
	S2 MEM_DQS0	S2 MEM_85D	S2 MEM_DQS0	MEM CAM DQS P<0> 33 34
	S2 MEM_DQS0	S2 MEM_85D	S2 MEM_DQS0	MEM CAM DQS N<0> 33 34
	S2 MEM_DQS1	S2 MEM_85D	S2 MEM_DQS1	MEM CAM DQS P<1> 33 34
	S2 MEM_DQS1	S2 MEM_85D	S2 MEM_DQS1	MEM CAM DQS N<1> 33 34
	S2 MEM_DATA_0	S2 MEM_45S	S2 MEM_DATA0	MEM CAM DM<0> 33 34
	S2 MEM_DATA_1	S2 MEM_45S	S2 MEM_DATA1	MEM CAM DM<1> 33 34
	S2 MEM_A	S2 MEM_45S	S2 MEM_CMD	MEM CAM A<14..0> 33 34
	S2 MEM_DATA_0	S2 MEM_45S	S2 MEM_DATA0	MEM CAM DQ<7..0> 33 34
	S2 MEM_DATA_1	S2 MEM_45S	S2 MEM_DATA1	MEM CAM DQ<15..8> 33 34
	MIPI DATA_S2	MIPI_85D	MIPI DATA	MIPI DATA P 33 34 71
	MIPI DATA_S2	MIPI_85D	MIPI DATA	MIPI DATA N 33 34 71
	MIPI DATA_S2	MIPI_85D	MIPI DATA	MIPI DATA CONN P 34 71
	MIPI DATA_S2	MIPI_85D	MIPI DATA	MIPI DATA CONN N 34 71
	MIPI CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P 33 34 71
	MIPI CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N 33 34 71
	MIPI CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P 34 71
	MIPI CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N 34 71
			S2 MEM_PWR	PP1V35_CAM 33 34
			S2 MEM_PWR	PP0V675_CAM_VREF 33 34
			S2 MEM_PWR	PP0V675_MEM_CAM_VREFCA 34
			S2 MEM_PWR	PP0V675_MEM_CAM_VREFDQ 34

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
	BRANCH	dvt1	
	PAGE	116 OF 120	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	78 OF 82

SMC SMBus & Charger Net Properties

ELECTRICAL CONST SET		NET TYPE			
		PHYSICAL	SPACING		
	SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	38 41 71
	SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	38 41 71
	SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	38 41 71
	SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	38 41 71
	SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	38 41
	SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	38 41
	SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	38 41 71
	SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	38 41 71
	SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SCL	38 41
	SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SDA	38 41

D

C

B

A

PCI Express Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE_2SAME	*	=3X_DIELECTRIC	?	PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?	PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_2OTHER	*	=4X_DIELECTRIC	?	PCIE_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?	PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_2OTHER	*	=7X_DIELECTRIC	?	PCIECLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	*	*	PCIE_2OTHER
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER
PCIE_TX	*_RX	*	PCIE_TXRX
PCIE_RX	*_TX	*	PCIE_TXRX

PCI Express Properties


ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
PCIE SSD D2R	PCIE_85D	PCIE_RX	PCIE SSD D2R P<3..1>	12 32 71
PCIE SSD D2R	PCIE_85D	PCIE_RX	PCIE SSD D2R N<3..1>	12 32 71
PCIE SSD D2R_PP	PCIE_85D	PCIE_RX	PCIE SSD D2R P<0>	12 32 71
PCIE SSD D2R_PP	PCIE_85D	PCIE_RX	PCIE SSD D2R N<0>	12 32 71
PCIE SSD R2D	PCIE_85D	PCIE_TX	PCIE SSD R2D C P<3..0>	12 32 71
PCIE SSD R2D	PCIE_85D	PCIE_TX	PCIE SSD R2D C N<3..0>	12 32 71
PCIE SSD R2D	PCIE_85D	PCIE_TX	PCIE SSD R2D P<3..0>	32 71
PCIE SSD R2D	PCIE_85D	PCIE_TX	PCIE SSD R2D N<3..0>	32 71
PCIE TBT D2R_0	PCIE_85D	PCIE_RX	PCIE TBT D2R P<0>	14 25 71
PCIE TBT D2R_0	PCIE_85D	PCIE_RX	PCIE TBT D2R N<0>	14 25 71
PCIE TBT D2R_0	PCIE_85D	PCIE_RX	PCIE TBT D2R C P<0>	25
PCIE TBT D2R_0	PCIE_85D	PCIE_RX	PCIE TBT D2R C N<0>	25
PCIE TBT D2R	PCIE_85D	PCIE_RX	PCIE TBT D2R P<3..1>	14 25 71
PCIE TBT D2R	PCIE_85D	PCIE_RX	PCIE TBT D2R N<3..1>	14 25 71
PCIE TBT D2R	PCIE_85D	PCIE_RX	PCIE TBT D2R C P<3..1>	25 71
PCIE TBT D2R	PCIE_85D	PCIE_RX	PCIE TBT D2R C N<3..1>	25 71
PCIE TBT R2D	PCIE_85D	PCIE_TX	PCIE TBT R2D P<3..0>	25 71
PCIE TBT R2D	PCIE_85D	PCIE_TX	PCIE TBT R2D N<3..0>	25 71
PCIE TBT R2D	PCIE_85D	PCIE_TX	PCIE TBT R2D C P<3..0>	14 25 71
PCIE TBT R2D	PCIE_85D	PCIE_TX	PCIE TBT R2D C N<3..0>	14 25 71
PCIE AP R2D	PCIE_85D	PCIE_TX	PCIE AP R2D P	66 71
PCIE AP R2D	PCIE_85D	PCIE_TX	PCIE AP R2D N	66 71
PCIE AP R2D	PCIE_85D	PCIE_TX	PCIE AP R2D C P	14 66 71
PCIE AP R2D	PCIE_85D	PCIE_TX	PCIE AP R2D C N	14 66 71
PCIE AP D2R	PCIE_85D	PCIE_RX	PCIE AP D2R P	14 66 71
PCIE AP D2R	PCIE_85D	PCIE_RX	PCIE AP D2R N	14 66 71
PCIE CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP CONN P	66
PCIE CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP CONN N	66
PCIE CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP P	12 66 71
PCIE CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP N	12 66 71
PCIE CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA P	12 34 71
PCIE CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA N	12 34 71
PCIE CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA C P	33 34
PCIE CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA C N	33 34
PCIE CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD P	12 32 71
PCIE CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD N	12 32 71
PCIE CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD RC1 P	32
PCIE CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD RC1 N	32
PCIE CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD RC2 P	32
PCIE CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD RC2 N	32
PCIE CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M TBT P	12 25 71
PCIE CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M TBT N	12 25 71
PCIE CAMERA D2R	PCIE_85D	PCIE_RX	PCIE CAMERA D2R P	14 34 71
PCIE CAMERA D2R	PCIE_85D	PCIE_RX	PCIE CAMERA D2R N	14 34 71
PCIE CAMERA D2R	PCIE_85D	PCIE_RX	PCIE CAMERA D2R C P	33 34
PCIE CAMERA D2R	PCIE_85D	PCIE_RX	PCIE CAMERA D2R C N	33 34
PCIE CAMERA R2D	PCIE_85D	PCIE_TX	PCIE CAMERA R2D P	33 34
PCIE CAMERA R2D	PCIE_85D	PCIE_TX	PCIE CAMERA R2D N	33 34
PCIE CAMERA R2D	PCIE_85D	PCIE_TX	PCIE CAMERA R2D C P	14 34
PCIE CAMERA R2D	PCIE_85D	PCIE_TX	PCIE CAMERA R2D C N	14 34

D

C

B

A

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/13/2013	
PAGE TITLE			
PCIE Constraints			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-1573		D
	REVISION		
	8.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt1	
		PAGE	
		119 OF 120	
		SHEET	
		81 OF 82	

8	7	6	5	4	3	2	1
Change List: <RDAR://COMPONENT/XXXXXX> X304 HW EE SCHEMATIC PROTO 0							
Kismet: AFP://KISMET.APPLE.COM/KISMET-PROJECTS/X304							
Useful Wiki Links: Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design							
MobileMac HW Radar: <rdar://component/497591> MobileMac HW Task <rdar://component/497587> MobileMac HW Schematic <rdar://component/497585> MobileMac HW New Bugs <rdar://component/497588> MobileMac HW Layout <rdar://component/497590> MobileMac HW Investigation <rdar://component/497589> MobileMac HW Architecture							
Other Info: Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations							
8	7	6	5	4	3	2	1

D

D

C


C

B

B

A

A

SYNC MASTER=714		SYNC DATE=10/23/2012	
PAGE TITLE			
Reference			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE
	REVISION	8.0.0	D
	BRANCH	dvt1	
	PAGE	120 OF 120	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	82 OF 82